

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁴ : H01L 23/12, 23/14, 23/36 H01L 23/48	A1	(11) International Publication Number: WO 85/ 05496 (43) International Publication Date: 5 December 1985 (05.12.85)
(21) International Application Number: PCT/GB85/00196 (22) International Filing Date: 9 May 1985 (09.05.85) (31) Priority Application Number: 8413330 (32) Priority Date: 24 May 1984 (24.05.84) (33) Priority Country: GB (71) Applicant (for all designated States except US): MBM TECHNOLOGY LIMITED [GB/GB]; Victoria Road, Portslade, East Sussex BN4 1YH (GB). (72) Inventor; and (75) Inventor/Applicant (for US only) : TAYLOR, Kenneth [GB/GB]; 96 Woodfield Drive, East Barnet, Hertfordshire EN4 8PB (GB). (74) Agent: PHILLIPS & LEIGH; 7 Staple Inn, Holborn, London WC1V 7QF (GB).		(81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK, FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent), US. Published <i>With international search report.</i>
(54) Title: MOUNTING SEMI-CONDUCTOR CHIPS <div style="text-align: center;"> </div> (57) Abstract <p>An electronic circuit mount (1), for semi-conductor chips, has a series of closed-bottomed recesses (2) within the thickness (t) of the mount, with each recess opening to a surface (3) of the mount and being shaped to house a semi-conductor chip (9) of given configuration; the amount having an applied pattern (6) of chip-interconnecting electrical conductors (7) extending over the mount and to each recess; the mount being moulded from thermoplastic material and each recess having means (4, 10) for conducting away and dissipating heat therefrom. In use, the heat conducting and dissipating means convey heat generated by a chip away from the recess it is mounted in and prevents the thermoplastic of the mount in the area of the recess from degrading.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GA	Gabon	MR	Mauritania
AU	Australia	GB	United Kingdom	MW	Malawi
BB	Barbados	HU	Hungary	NL	Netherlands
BE	Belgium	IT	Italy	NO	Norway
BG	Bulgaria	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	LI	Liechtenstein	SN	Senegal
CH	Switzerland	LK	Sri Lanka	SU	Soviet Union
CM	Cameroon	LU	Luxembourg	TD	Chad
DE	Germany, Federal Republic of	MC	Monaco	TG	Togo
DK	Denmark	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali		
FR	France				

WO 85/05496

PCT/GB85/00196

1.

MOUNTING SEMI-CONDUCTOR CHIPS

This invention relates to mounting semi-conductor chips, such as integrated circuit dies or discrete components on an electronic circuit mount such as a circuit or wiring board to form an electronic sub-assembly.

Conventional printed circuit boards are formed of a thin board (of between 0.0127 mm and 32 mm thickness) with a conducting interconnection pattern formed on one or both faces of the board; feedthroughs and vias being provided to connect the interconnection patterns on either face of the board and for wires or leads from discrete components, semi-conductor chips and integrated circuit dies that are often mounted on carriers which are then added to complete the circuit for the thus formed sub-assembly. Printed circuits have also been produced with several alternating layers of metal film and insulating film mounted on a single board; boards with up to 32 layers of interconnections have been produced. Such multi-layer boards have enhanced components/chips/die packing densities and reduced interconnection lengths resulting in higher operating speeds for the sub-assembly.

United Kingdom Patent Specification No.953503 (Telefunken) describes the mounting of an active circuit element in a recess at one side of a carrier plate of

WO 85/05496

PCT/GB85/00196

2.

insulating material, the only insulating material disclosed being ceramic material. United Kingdom Patent Specification No.2026234A (Mitsumi) also describes the accommodation of a circuit element chip within a concavity or depression in a ceramic substrate, the use of substrate materials other than ceramic is contraindicated by the disclosure of this specification (see page 1 lines 31 to 34).

It is an object of the present invention to provide an electronic circuit mount having recesses to house semi-conductor chips and moulded from thermoplastic material. Such materials have the advantages of being easily moulded, inexpensive and, for high frequency operations, improved dielectric characteristics. However, the drawback to the use of thermoplastic material is its ease of thermal degradation and it is a further object of the present invention to overcome this defect.

According to the present invention, an electronic circuit mount, for semi-conductor chips, has a series of closed-bottomed recesses within the thickness of the mount, with each recess opening to a surface of the mount and being shaped to house a semi-conductor chip of given configuration; the mount having an applied pattern of chip-interconnecting electrical conductors extending over the mount and to each recess; the

WO 85/05496

PCT/GB85/00196

3.

mount being moulded from thermoplastic material and each recess having means for conducting away and dissipating heat therefrom. In use, the heat conducting and dissipating means convey heat generated by a chip away from the recess it is mounted in and prevents the thermoplastic of the mount in the area of the recess from degrading.

In an embodiment of the present invention, the heat conducting and dissipating means comprise one or more thermal vias extending from each recess to another surface of the mount.

In a further embodiment of the present invention, the heat conducting and dissipating means further comprise an applied thermal conducting layer extending over part of each recess, the or each thermal via and a part of said other surface of the mount. By this means, a chip attached, such as by bonding, to the thermal conducting layer in a recess has the heat it generates conducted away through the thermal via and radiated from the layer on said other surface.

In a preferred embodiment of the present invention, the mount is a circuit board, the recesses each open to one of the opposed faces of the board, the thermal vias extend from the bottom of each recess to the opposite board face and the thermal conducting layer

WO 85/05496

PCT/GB85/00196

4.

extends over the bottom of each recess.

Conveniently, the pattern of electrical conductors and the thermal conducting layer are simultaneously applied to the mount by a process of selective metalisation.

A cover for each recess may be provided in the form of a lid moulded from thermoplastic material and shaped to fit the sides of the recess and to be flush with the mount surface.

The above and other features of the present invention are illustrated, by way of example, by the Drawing of a section through an electronic circuit mount in accordance with the invention but showing only one recess.

As shown a board 1 has a recess 2 in one face 3 thereof; as shown the recess is within the thickness of the board (in an example the thickness is 1.6 mm).

Thermal vias or holes 4 are provided in the bottom of the recess 2, which vias emerge on the opposite face 5 of the board. The board is provided with an applied pattern 6 of chip-interconnecting electrical conductors that covers face 3 of the board and extends down into the recess 2 to provide wiring connection points 7 for the electrical connection of wiring-leads 8 to a semiconductor chip 9, such as an integrated circuit die that is housed in the recess.

WO 85/05496

PCT/GB85/00196

5.

The bottom of the recess, the thermal vias 4 and a part of the opposite face 5 of the board are covered with a thermal conducting layer 10 the chip 9 being bonded, such as by a thermally conductive adhesive, to the layer in the recess bottom. The thermal vias 4 and conducting layer 10 serve to conduct heat from the semi-conductor chip 9 to the thermal coating on the other side of the board which forms a spreader plane to radiate the heat generated in the semi-conductor device.

Feedthroughs for the board 10 are provided in the form of vias 11 from one to the other sides of the board through which vias the conducting pattern 6 can extend.

The recess 2 is covered by a lid 12 that is shaped to fit the sides of the recess and be essentially flush with the surface of the board face 3. Additionally, the remaining free space 13 within the recess can be filled with an insulating material, such as an epoxy resin to "pot" the chip in the device both to anchor it therein and provide additional protection beyond that provided by the lid 12.

The board may be formed using high performance thermoplastic materials either filled or unfilled, of the type polyethersulphone, polysulphone, polyetherimide, polyphenylene sulphide or the like and may be produced

WO 85/05496

PCT/GB85/00196

6.

by injection moulding or any other suitable technique.

The electrical conducting interconnection pattern 6 is then produced on the board sides and into the recess by selective metallisation. The thermal conducting layer 10 is also formed by selective metallisation, preferably by the same operation as that forming the electrical conducting pattern 6.

The lid 12 can be similarly formed and from similar materials and is adhesively bonded or welded into place, after filling any free space within the recess with an epoxy resin potting compound.

More than one recess is provided on each board to mount further semi-conductor chips or devices and further chips or devices may be surface mounted or through hole mounted on to the board to provide a complete electronic sub-assembly that can be functionally tested before further assembly.

The composite structure of the thus formed electronic sub-assembly will operate at much higher speeds than conventionally packaged and interconnected systems due to the short interconnection lengths possible and the low dielectric constant of the materials used; whilst the thermal conduction means prevents the board from overheating in the area of each recess, to the detriment of both the chip and the board thermoplastic material.

WO 85/05496

PCT/GB85/00196

7.

CLAIMS:

1. An electronic circuit mount, for semi-conductor chips, having a series of closed-bottomed recesses within the thickness of the mount, each
5 recess opening to a surface of the mount and being shaped to house a semi-conductor chip of given configuration; the mount having an applied pattern of chip-interconnecting electrical conductors extending over the mount and to each recess characterised in that
10 the mount is moulded from thermoplastic material and each recess has means for conducting away and dissipating heat therefrom.
2. A mount as claimed in claim 1, and characterised in that said heat conducting and dissipating means
15 comprise one or more thermal vias extending from each recess to another surface of the mount.
3. A mount as claimed in claim 2, and characterised in that said heat conducting and dissipating means further comprise an applied thermal conducting layer extending
20 over part of each recess, the or each thermal via and a part of said other surface of the mount.
4. A mount as claimed in claim 3, and characterised in that the mount is a circuit board, the recesses each open to one of the opposed faces of the board, the thermal
25 vias extend from the bottom of each recess to the opposite board face and the thermal conducting layer

WO 85/05496

PCT/GB85/00196

8.

extends over the bottom of each recess.

5. A mount as claimed in claim 3 or claim 4, and characterised in that the pattern of electrical conductors and the thermal conducting layer are simultaneously applied to the mount.

6. A mount as claimed in claim 3 or claim 4, and characterised in that the pattern of electrical conductors and the thermal conducting layer are both formed by selective metallisation of the mount.

7. A mount as claimed in any of claims 1 to 6, and characterised in that the thermoplastic material is a high performance thermoplastic selected from the group polyethersulphone, polysulphone, polyetherimide, polyphenylene sulphide.


8. A mount as claimed in any of claims 1 to 7, and characterised in that means are attached to the mount to cover each recess.

9. A mount as claimed in claim 8 and characterised in that each said cover means is a lid moulded from thermoplastic material and shaped to fit the sides of the recess and to be flush with the mount surface.

25

WO 85/05496


PCT/GB85/00196



INTERNATIONAL SEARCH REPORT

International Application No PCT/GB 85/00196

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) *		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC ⁴ : H 01 L 23/12; H 01 L 23/14; H 01 L 23/36; H 01 L 23/48		
II. FIELDS SEARCHED		
Minimum Documentation Searched *		
Classification System	Classification Symbols	
IPC ⁴	H 01 L	
Documentation Searched other than Minimum Documentation to the extent that such Documents are Included in the Fields Searched *		
III. DOCUMENTS CONSIDERED TO BE RELEVANT *		
Category *	Citation of Document, ¹¹ with indication, where appropriate, of the relevant passages ¹²	Relevant to Claim No. ¹³
Y	EP, A, 0072673 (MINNESOTA MINING & MANUFACTURING COMP.) 23 February 1983, see figure 1, page 7, lines 7-12	1 4, 7
A	---	
Y	US, A, 3777220 (IBM) 4 December 1973, see figure 5; claims 1,13; column 5, lines 20-31	1
A	---	2, 4, 8
A	EP, A, 0055578 (HONEYWELL) 7 July 1982, see figure 1; claim 1; page 4, lines 20- 22; page 5, lines 2-9; page 5, line 19- page 6, line 1	1-6
A	---	
A	DE, A, 2546443 (SIEMENS) 21 April 1977, see figure 2; claims 1,5	9
A	---	
A	Patent Abstracts of Japan, volume 7, nr. 45, (E-160) (1190) 23 February 1983, & JP, A, 57196548 (TOKYO SHIBAURA) 2 December 1982	8

<p>* Special categories of cited documents: ¹⁰</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search	Date of Mailing of this International Search Report	
29th July 1985	20 AOUT 1985	
International Searching Authority	Signature of Authorized Officer	
EUROPEAN PATENT OFFICE	 G.L.M. Kruidenberg	

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO. PCT/GB 85/00196 (SA 9582)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 09/08/85

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A- 0072673	23/02/83	JP-A- 58039048	07/03/83
		US-A- 4472876	25/09/84
US-A- 3777220	04/12/73	FR-A, B 2191406	01/02/74
		DE-A, C 2330732	10/01/74
		GB-A- 1419193	24/12/75
		CA-A- 980915	30/12/75
		JP-A- 49062960	18/06/74
EP-A- 0055578	07/07/82	JP-A- 57134953	20/08/82
		AU-A- 7908081	22/07/82
		US-A- 4396936	02/08/83
		CA-A- 1167571	15/05/84
		AU-B- 545035	27/06/85
DE-A- 2546443	21/04/77	None	

For more details about this annex :
see Official Journal of the European Patent Office, No. 12/82